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Abstract—The commercialization of non-volatile mem-
ories based on ferroelectric transistors (FeFETs) has re-
mained elusive due to scaling, retention, and endurance
issues. Thus, it is important to develop accurate charac-
terization tools to quantify the scaling and reliability limits
of FeFETs. In this work, we propose to exploit an analytical
expression for the Memory Window (MW, i.e., the difference
between the threshold voltages due to polarization switch-
ing) as a tool to: i) identify a universal scaling behavior
of MW regardless of the ferroelectric material; ii) give an
alternative explanation for MW being lower than theoretical
limits; based on it, iii) devise strategies to maximize MW for
a given ferroelectric thickness; and iv) predict endurance
and explain its weak dependence on writing conditions (un-
der specific assumptions). According to these findings, the
characterization and analysis of MW would enable the sys-
tematic comparison and development of next-generation
FeFET based on emerging ferroelectric materials.
Index Terms—Ferroelectric MOSFETs (FeFETs), Non-
Volatile Memories, Memory Window, Scaling, Endurance
I. INTRODUCTION
THE first demonstration of a thin-film ferroelectric transis-tor (FeFET) by Moll and Tarui in the early 1960s fueled
the tantalizing promise of Non-Volatile Memories (NVMs)
based on such technology [1]. Successive generations of
FeFETs have revived the interest of the community [2]–
[4], only to realize that the technological issues related to
scaling, retention, and endurance hindered commercialization.
Although FeFETs offer better nonvolatility, scaling potential,
higher read-write speeds and lower dissipation power over
memory devices such as DRAM, SRAM and Flash memory
[2], their reduced retention and endurance compared to other
novel NVMs such as Resistive RAMs and Phase-Change
RAMs [5] have restricted their adoption. Nonetheless, the suc-
cessful demonstration of a CMOS-compatible FeFET would
advance a broad range of applications, such as: i) Logic-In-
Memory (LiM) circuits [6]; ii) artificial neural networks [7],
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[8]; and iii) Ternary Content Addressable Memories (TCAMs)
[6], [8]. Given the 50+ years history and the potential of the
technology, it is important to develop accurate characterization
tools to quantify endurance/retention and identify the limits
of latest generation FeFETs based on HfO2 and ZrO2 binary
oxides [9].
In this work, we derive an analytical expression for the
MW that can be used to interpret experiments, quantify the
scaling limits of FeFETs as well as the endurance of such
devices. The MW is a useful metric that allows comparing
the performance of FeFETs regardless of the application or
the specific technology. The theoretical framework for ferro-
electric MOSFETs employed in this work is based on the
Landau-Devonshire theory, which was originally developed
to explain the operation of Negative Capacitance transistors
(NCFETs) [10] and later exploited to model the operation of
hysteretic ferroelectric transistors with a simplified structure
[11]. Here, we generalize the approach presented in [11] to
realistic Metal-Ferroelectric-Insulator-Semiconductor (MFIS)
stacks to derive a simple expression for MW that under
specific assumptions and approximations can be used as a tool
to: i) identify a universal scaling behavior regardless of the
ferroelectric material; iii) explain why the MW is lower than
predicted theoretical values; based on it, iv) devise strategies
to maximize MW for a given ferroelectric thickness; and iv)
predict endurance and explain its weak dependence on writing
conditions. The analysis provides insights into the features of
FeFET that generally are left unveiled by results based on
TCAD simulations.
The paper is organized as follows. In Section II we discuss
the derivation of the analytical model, the limits of validity
of the approach, and the design guidelines to maximize MW .
In Section III we present the results in terms of MW scaling
and endurance. In Section IV, we draw the conclusions of the
work. In the Appendix we show the validation of the analytical
expressions with numerical simulations and the comparison
with the Preisach model for ferroelecrics.
II. ANALYTICAL MODEL
A. Derivation of Vth,on, Vth,off and MW Expressions
In this section, we present the derivation of the on- and
off- threshold voltage, Vth,on, Vth,o f f , and MW analytical ex-
pressions for the Metal-Ferroelectric-Insulator-Semiconductor
(MFIS) stack, which is the most common device structure for
2FeFETs [3] (another option includes an additional metal layer
between the ferroelectric and the insulator (MFMIS) [10], [12],
[13]). From a physical point of view, MW is determined by
the polarization switching of the ferroelectric layer present in
the gate stack and the state of the memory is encoded as the
channel conductance at a particular gate bias, i.e., VREAD (for
Non-Volatile Memories, VREAD≈ 0). In this context, the MW is
defined simply as MW ≡Vth,on−Vth,o f f . The MW is derived by
generalizing the approach followed in [11], with the inclusion
of i) the SiO2 interface layer between the ferroelectric layer
and the semiconductor channel, and ii) the linear component
of the ferroelectric layer [14]. The analytical MW expression
allows identifying the key parameters that influence the scaling
trends of FeFETs, as explained later.
The derivation starts with the model of the electrostatic
behavior of the FeFET, obtained by coupling the classical
MOSFET surface potential equation (SPE) with the Landau-
Devonshire theory [11], [15]:
VGS−VFB =Vins+ψs (1)
where VGS is the applied gate bias, VFB is the flatband voltage,
Vins is the insulator voltage (including both ferroelectric and
oxide interface layer), and ψs is the surface potential. Vins is
expressed as follows:
Vins = Qs
(
1
CLD +CFE
+
1
Cox
)
(2)
where Cox = εox/tox is the oxide interface layer capacitance
and
CLD =
1
tFE(2α + 12β Q2s)
CFE =
εFE
tFE
(3)
are the capacitance components of the ferroelectric due to
polarization (obtained from Landau-Devonshire theory), CLD,
and linear dielectric behavior [14], CFE , respectively. Qs is the
semiconductor charge, α , β are the Landau parameters for the
ferroelectric layer, εFE is the linear dielectric constant of the
ferroelectric layer, and tFE is the ferroelectric thickness.
To reach closed-form expressions for Vth,on, Vth,o f f and
MW , we simplify the Qs expression by considering only the
inversion layer charge [11]. The on-threshold voltage, Vth,on,
is obtained by solving ∂VG/∂ψs = 0, which is the condition
at which the FeFET is about to enter the so-called negative
capacitance region [10]. Because the total gate capacitance
is negative, and therefore unstable, the ferroelectric switches
to the saturated polarization value (skipping the negative
capacitance region), turning on the device: this is the Vth,on
condition. The final expression is then written as [neglecting
higher-order terms in (2) and (3)]:
Vth,on =VFB + 2Vt ln
(
2Vt
|a|Q0
)
− 2Vt (4)
where Vt = kBT /q is the thermal voltage, kB is the Boltz-
mann constant, T is the device temperature, q is the ele-
mentary charge, and a ≡ 2αtFE /(1+ 2αεFE) + 1/Cox. Q0 =√
2εskBTn2i /Na is the pre-exponential term of the inversion
charge expression, namely Qs = Q0 exp(ψs/2Vt), where εs is
the semiconductor dielectric constant, ni is the intrinsic carrier
Fig. 1. Design space of FeFET based on the criterion imposed by
(9) to guarantee MW > 0. If for a given tFE , tox < t
∗
ox (black dashed line)
then the device stabilizes in the hysteretic regime and memory operation
can be achieved. Conversely, the theory predicts that stable negative
capacitance (NC) regime can occur if the opposite condition is satisfied.
Parameters are given in Table II.
density, and Na is the substrate doping density (we consider
a p-type substrate for a NMOS device). The off-threshold
voltage, Vth,o f f , is obtained instead by solving ∂Qs/∂Vins =
0 (with Qs > 0). At this condition the FeFET is again at
the boundary of the negative capacitance region, but in the
opposite direction with respect to the previous case (for Vth,on),
and the ferroelectric switching causes the device to turn off.
(A more detailed discussion on why the condition for on- and
off- switching are non-symmetrical is found in Section II-D).
The final expression is as follows:
Vth,o f f =VFB + 2Vt ln
(
Qsw
Q0
)
−Vsw (5)
where Vsw is the switching voltage, defining the boundary be-
tween the positive and negative capacitance region, occurring
at the switching charge Qsw. Finally, the memory window
expression, MW , is obtained simply by subtracting (5) from
(4):
MW = 2Vt ln
(
2Vt
|a|Qsw
)
+(Vsw− 2Vt) . (6)
This expression is the key result of the paper, determined
by the ψs and the Vins difference between the on- and off-
switching conditions, corresponding to the first and second
term in (6), respectively. Interestingly, the MW does not
depend on VFB, nor on Na because they both affect Vth,on and
Vth,o f f equally. As revealed by (6), MW primarily depends
on Vsw which gives rise to a universal scaling trend for the
MW . Approximate expressions for Vsw, Qsw that connect them
to the ferroelectric parameters can be derived by considering
CLD ≫CFE :
Vsw ≡ −
(
aQsw + bQ
3
sw
)
=
2
3
|a|Qsw (7a)
a≡ 2αtFE+
1
Cox
b≡ 4β tFE Qsw ≡
√
|a|
3b
. (7b)
B. Design Constraints to Guarantee MW > 0
As mentioned in Section I, the Landau-Devonshire for-
malism is conventionally adopted to describe the behavior
3-0.5 0 0.5 1 1.5
VGS- VFB (V)
-0.5
0
0.5
1 V th,onV th,off
s
 
(V
)
FW Sweep
BW Sweep
-0.5 0 0.5 1 1.5
VGS- VFB (V)
0
0.5
1
1.5
Q
s
 
(
C/
cm
2 )
V th,on
V th,off
a)
Q
sw
b)
Fig. 2. (a) ψs and (b) Qs vs VGS −VFB, showing the non-symmetric
switching conditions at Vth,on and Vth,o f f (the simulation parameters
are reported in Table II, tFE = 10nm). The black dashed line between
the forward (FW) and backward (BW) branches shows the negative
capacitance region, which is an unstable region of operation, see (9).
of NCFETs [10], [14], [15] which occurs under particular
conditions leading to ψs amplification (for a given VGS)
and sub-threshold swing, SS, below the Boltzmann limit of
60mV/dec. The theory, however, allows describing also the
hysteretic behavior of ferroelectrics that occurs when the total
gate capacitance is negative [16], [17]. Approximately, FeFET
memory operation is guaranteed by the following inequality:
MW > 0⇔
(
1
CLD +CFE
+
1
Cox
)
< 0 (8)
which can be more conveniently expressed in terms of tFE and
tox as follows (by neglecting higher-order terms):
tox < t
∗
ox = tFE
2|α|εox
1− 2|α|εFE
(9)
The constraint defined by (9) imposes a maximum allowed
tox for a given tFE (or vice-versa, a minimum tFE for a given
tox), to achieve MW > 0. This is visualized in Fig. 1, that
shows the transition between hysteretic regime (i.e., MW > 0)
and negative capacitance regime: (9) is in fact the opposite
condition to that of stable negative-capacitance operation [14].
Note that to arrive at the simple approximate closed-form
expression in (9), we assumed dominant inversion charge
in the semiconductor that allowed considering the MOSFET
capacitance to be equal to the oxide interlayer capacitance
Cox. In general however, the constraint as expressed in (9) is
affected by the additional series capacitance provided by the
semiconductor body of the underlying MOSFET [18], leading
to a non-linear bias dependent t∗ox.
C. Applicability Limits of the Modeling Approach
As specified in Section I, the derivation of the analytical
expressions (4)-(5), (6) was carried out starting from the
Landau-Devonshire phenomenological theory (also known as
single-domain approximation) which treats ferroelectric as
an homogeneous layer where, under the specific conditions
discussed in Section II-A, switching occurs between the two
stable saturated polarization values [10]. In general, non-
uniform polarization present in realistic ferroelectric thin
layers can only be captured with the generalized Landau-
Ginzburg theory that includes a domain interaction term in the
expression of the free-energy [14]. However, recent attempts
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Fig. 3. Comparison of MW calculated with (6) and MW experimental
data from [4] plotted against (a) tFE and (b) switching voltage, Vsw
(defined in (7)), revealing an universal MW scaling behavior regardless
of the particular ferroelectric material.
in the literature such as [19] demonstrate that it is possible to
equivalently reproduce the effect of multi-domain interaction
(which leads to gradual polarization switching) with multiple
parallel single-domain models by considering finite ferroelec-
tric switching time. In this work, we restricted the analysis to
’empirically’ reproduce MW of realistic FeFETs with effective
α , β parameters that are able to capture the switching behavior
of the saturated loops and neglecting the non-idealities that
could reduce MW (i.e., counteracting trapping phenomena,
wake-up of ferroelectric and other effects [4]).
Another important aspect related to ferroelectric HfO2 is the
polycrystalline (i.e., amorphous) structure of realistic layers,
which leads to fluctuations in properties of ferroelectric (such
as the coercive field, EC) [20]. Although beyond the scope
of this work, we mention that the analytical model can be
used to investigate the effect of EC variations, for example, by
carrying out the derivation of (6) with respect to both α , β
considering that EC ≈−4/3α
√
−α/6β with εFE = 0 [15].
D. Non-Symmetric Switching Conditions
The lack of symmetry between Vth,on and Vth,o f f expressions
is essentially caused by the non-linear ψs and Qs vs VGS
curves, see Fig. 2. At Vth,o f f , see Fig. 2(b), Qs is equal to
the critical Qsw value and this leads to a linear dependence
of Vth,o f f on Vsw as expressed by (5). Conversely, since
Qs(Vth,on)> 0, Vth,on cannot be proportional to Vsw because this
would require Qs < 0 (if Qsw is positive then Vsw is negative,
and vice-versa). Qs < 0 could only occur in the accumulation
region, for VGS < VFB. In Section II-E, we discuss possible
strategies to maximize MW based on the optimization of
switching conditions.
E. Guidelines to Maximize MW
The most obvious design strategy to increase MW is to
increase tFE , as reported in [22], where a 20 nm-thick fer-
roelectric was employed to roughly double MW . However,
this solution goes in contrast with the need of scaling the
technology. With the aid of the analytical expressions derived
in Section II-A it is possible to devise MW maximization
strategies without compromising FeFET scaling.
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Fig. 4. Calculated (dashed lines) and measured (symbols) ∆Vth,on and ∆Vth,o f f vs program/erase cycle number. Experimental data is taken from
[21]. The different panels show different program/erase pulse amplitude: (a) |VP/E |= 4.2V, (b) |VP/E |= 4.85V, and (c) |VP/E |= 5.5V, respectively.
As mentioned previously, the first strategy is based on the
consideration that non-symmetric switching conditions reduce
the maximum MW because Vth,on is not proportional to Vsw.
As also pointed out in [11], the theory predicts that another
hysteresis loop can form between accumulation and depletion
region that is basically symmetrical to the one from inversion
to depletion (as the accumulation charge also depends expo-
nentially on ψs). Thus, in principle, if a FeFET could switch
from accumulation to inversion (and vice-versa), skipping the
depletion region, then the switching conditions would become
symmetrical and MW would consequently increase. To achieve
this, the condition Vth,on < VFB [with Vth,on defined as in (4)]
would have to be satisfied.
Another possible way to increase MW at the same tFE and
approaching the maximum theoretical limit [23], [24]:
MWMAX = 2EC× tFE , (10)
is to engineer the insulator layer between the ferroelectric and
the semiconductor. This goal can be achieved by either scaling
tox or increasing εox (i.e., by employing high-κ insulators).
In the limit, the oxide layer should be removed to maximize
MW ; in fact, with tox → 0 then MW would increase of ≈ 50%
for tFE = 10nm and the ferroelectric parameters reported in
Table II.
III. RESULTS
A. Geometrical and Universal Scaling of MW
To verify the scaling trends of MW vs tFE predicted by
(6) we compared the analytical results with experimental
data recently published in [4] of FeFETs realized with Zr-
and Si- doped HfO2 (i.e., HZO and HSO) ferroelectrics.
Fig. 3(a) shows the experimental MW vs tFE data points
(symbols) taken from [4] and the results obtained from (6)
(lines). The ferroelectric parameters were set as follows:
αHZO =−3× 10
9m/F, βHZO = 5× 10
11m5/F/C2 and αHSO =
−3.1× 109m/F, βHSO = 1.7× 10
12m5/F/C2, respectively. In
both cases, εFE was set to 16 [25]. With these sets of α, β
the calculated remnant polarization Pr ≈
√
−α/2β [15] is in
the range of 3−5µC/cm2. These values are lower than the Pr
normally extracted for a MFM capacitor [4]. This discrepancy
might be due to the fact that the ferroelectric in an MFIS
structure normally operates in a P−E subloop and that the
polarization is lower than the maximum achievable by the
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Fig. 5. Calculated (dashed lines) and measured (symbols) ∆MW vs
program/erase cycle number. Experimental data is taken from [21].
ferroelectric itself (due to the lower field on the ferroelectric
in the FeFET) [26].
Since Vsw ∝ tFE (7), and MW ∼ Vsw ∝ tFE , our model cor-
rectly anticipates the experimentally observed linear thickness-
dependence of the MW . Equation (6) also suggests that
regardless of the material and geometrical parameters, the MW
should be only function of Vsw (on a first order approximation).
Fig. 3(b) indeed reveals the universal trend of MW vs Vsw
for different FE films. This important result comes from the
fact that Vsw embeds the specific ferroelectric and geometric
parameters and implies that regardless of the technology the
scaling follows the same trend.
B. Assessing Endurance from MW Expression
As discussed in the Introduction, commercialization of Fe-
FET has been hindered by the limited retention and endurance
with respect to other technologies. Retention is defined as the
time taken for the different states to be no longer distinguish-
able during a prolonged read operation. Instead, endurance
is the time taken before states are indistinguishable after
repeated program/erase operations. HfO2-based FeFETs have
reduced trapping and lower depolarization over coercive field
ratio with respect to PZT- or SBT-based devices leading to
improved retention time [27]. However, endurance is still a
major issue for this technology imposing an upper limit of
∼ 104−106 writing cycles [22], [28] that is far from meeting
the International Roadmap for Devices and Systems (IRDS)
requirements of 1012 cycles [29]. At the basis of the limited
endurance lies the increasing trapping due to the generation of
5oxide and interface states in the layer between the ferroelectric
and the semiconductor body [30]. This is a consequence of
the lower dielectric constant of SiO2 compared to that of
doped-HfO2, that causes the local electric field to increase,
accelerating generation of defects.
In the following, we derive an expression for the degraded
MW during endurance tests. Fast MW decay due to depolariza-
tion fields and trapping/detrapping was not explicitly included
in the model as it is expected to mainly influence retention
rather than endurance [27], [30]. Our analysis focuses on
both oxide and interface traps generation during these tests, in
which the gate voltage is cycled with program and erase pulses
to induce ferroelectric switching. The prolonged effect of high
voltage pulses over time induces degradation in the form of
generation of defects, and this is modeled with the analytical
formula derived in Section II by adding the contribution due
to the defects in the right-hand side of the SPE (1) [31]:
Vot ≡ −
q∆Not
Cox
Vit ≡
q∆Dit
Cox
(ψs−φb) (11)
where ∆Not is the generated trap concentration in the oxide
interface layer (cm−2), ∆Dit is the generated interface trap
density of states (cm−2 eV−1), and φb is the body potential.
These expressions assume that the charge neutrality level for
the interface traps is located at Si mid-gap [31]. The stress
causing generation of traps is induced by positive and negative
pulses on the gate performing erase and program operations
in the FeFET, respectively. Hence, Vth,on will tend to decrease
and Vth,o f f to increase [21]. The concentration of generated
defects during writing of the memory is in general different
depending on the sign of the writing pulse, therefore the shifts
in Vth,on and Vth,o f f will not be symmetric. Thus, we will
use different symbols to indicate the generated defects during
program and erase cycles, namely ∆Not,P/E and ∆Dit,P/E for
oxide and interface traps, respectively.
The degradedVth,on, Vtho f f , and MW expressions are derived
by rewriting the threshold conditions, taking into account the
additional potential drop due to defects expressed in (11)
(the derivation is omitted for brevity). The Vth’s and MW
degradation is expressed as follows:
∆Vth,on =2Vt ln
(
1+
q∆Dit,P
Cox
)
×
(
1+
q∆Dit,P
Cox
)
−
q
Cox
×
{
∆Not,P−∆Dit,P
[
2Vt ln
(
2Vt
|a|Q0
)
− 2Vt−φb
]}
(12a)
∆Vth,o f f =−
q
Cox
{
∆Not,E −∆Dit,E
[
2Vt ln
(
Qsw
Q0
)
−φb
]}
(12b)
∆MW =2Vt ln
(
1+
q∆Dit,P
Cox
)
×
(
1+
q∆Dit,P
Cox
)
−
q
Cox
{
(∆Not,P−∆Not,E)− 2Vt∆Dit,P
[
ln
(
2Vt
|a|Q0
)
− 1
]
+2Vt∆Dit,E ln
(
Qsw
Q0
)
+(∆Dit,P−∆Dit,E)φb
}
.
(12c)
To assess the accuracy of the above expressions, we compared
the analytical results with experimental data of endurance tests
from [21]. The results in terms of ∆Vth,on and ∆Vth,o f f for three
different values of program/erase pulse amplitude, |VP/E | are
shown in Fig. 4 [|VP/E|= 4.2V (a), 4.85V (b), and 5.5V (c)].
The α , β values set to match the experimental data trends
are −2.3× 109m/F and 1× 1012m5/F/C2, respectively. The
duration of both program and erase pulse for each |VP/E | is
tP/E = 100ns, thus the time it takes for a single writing cycle
is tcycle = 200ns [21]. The combination of Vth,on and Vth,o f f
degradation affects MW in turn, as shown in Fig. 5 for the
same |VP/E | values of Fig. 4.
The trend of the degraded thresholds and MW is fully
captured by Vot and Vit only. This happens because degradation
primarily occurs in the insulator layer, as discussed previously.
From this observation, simplified formula can be derived for
∆Vth,on, ∆Vth,o f f and ∆MW . By neglecting Vins variations in
the modified SPE, (12a)-(12c) can be simplified as follows:
∆V ′th,on ∼
−q
Cox
{
∆Not,P−∆Dit,P
[
2Vt ln
(
2Vt
|a|Q0
)
−φb
]}
(13a)
∆V ′th,o f f ∼
−q
Cox
{
∆Not,E −∆Dit,E
[
2Vt ln
(
Qsw
Q0
)
−φb
]}
(13b)
∆MW ′ ∼
−q
Cox
{
(∆Not,P−∆Not,E) −∆Dit,P
[
2Vt ln
(
2Vt
|a|Q0
)]
+∆Dit,E
[
2Vt ln
(
Qsw
Q0
)]
+(∆Dit,P−∆Dit,E)φb
}
. (13c)
Note that ∆V ′th,on, ∆V
′
th,o f f , and ∆MW
′ are proportional to
the variation introduced by the generation of both oxide and
interface defects. The surface potential ψs [corresponding to
the logarithmic terms in square brackets in (13a)-(13b)] is
calculated differently according to the two threshold conditions
defined in Section II-A. As intuition suggests, if the degrada-
tion were symmetric, i.e., the generated defects were giving
equal and opposite in sign Vot and Vit , the MW variation would
be ∼−2q/Cox× [∆Not −∆Dit (ψs−φb)].
The good agreement between analytical and experimental
results in Figs. 4 and 5 was obtained by extracting the
generated oxide and interface trap concentrations from ∆Vth,on
and ∆Vth,o f f data in [21] following the approach described
in [32]. That is, Not and Dit were extracted by separating
the threshold voltage shifts due to oxide (∆Vmg) and interface
traps (∆Vit) separately. The former is obtained from the mid-
gap voltage, Vmg, that correlates with Not -induced Vth drifts
as at VG = Vmg ⇒ ψs = φb and ∆Vit = 0, see (11); the latter
is obtained by ∆Vit = ∆Vth−∆Vot [21], [32]. To summarize,
(12a)-(12c) transparently connect the FeFET parameters to
the stress-dependent oxide and interface trap generation. As
such, (12c) offers a powerful new MW -based characterization
tool for extracting oxide and interface defects. This could
serve either as an alternative to traditional techniques, or a
stand-alone method to characterize defect densities under a
variety of stress conditions. For instance, notice that when only
Not generation affects MW degradation then it is possible to
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estimate the net generated traps from (13c):
∆Not,net ≡ ∆Not,P−∆Not,E ≈−∆MW
′Cox
q
(14)
This expression allows to simply and directly correlate MW
measurements with generated traps. In the next section, we
will exploit (14) to provide endurance predictions.
C. Writing Conditions Agnostic Endurance
In the following we will show that the endurance extrapo-
lated from the equations derived previously is not influenced
by the writing conditions (in terms of |VP/E | and tP/E ).
With the Not and Dit data extracted in Section III-B, it is
possible to extrapolate the generated trap concentration for an
arbitrary number of writing cycles. For simplicity and clarity
of presentation, we will assume that the MW degradation is
induced by oxide traps only (as supported by the experimental
data in [21]) and neglect the generation of interface traps.
The generated oxide trap density, Not is shown in Fig. 6(a),
(b) for both program and erase operation that set Vth,on and
Vth,o f f , respectively. By fitting the experimental data in Fig. 6
it is found that generated oxide trap concentration follows a
power law with respect to writing time (the duration of a single
writing cycle being tcycle = 200ns [21]):
∆Not ∼ N0× (tcycle)
βs (15)
where N0 and βs are coefficients to fit experimental data,
whose values for different writing conditions are collected
in Table I. Exponent βs in the range 0.3− 0.5 might be
a signature of enhanced TDDB due to repeated cycling as
reported in [33]. The extrapolated MW degradation obtained
by using the predicted ∆Not from the generation model is
shown in Fig. 7(a), (b) for different VP/E and tP/E values,
respectively. Note that MW values are normalized to the
respective initial value for a fair comparison with different
writing conditions. The FeFET is considered to fail to retain
its memory operation after reaching the arbitrary minimum
MW threshold set as the 20% of the initial value, see Fig. 7.
Interestingly, from Fig. 7(a) it appears that |VP/E | increase does
not degrade endurance significantly (at least for the range of
values as in [21]). This is because higher |VP/E | leads to higher
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Fig. 7. Normalized MW degradation calculated from (13c) with only
the contribution of ∆Not extrapolated from Fig. 6. (a) and (b) show the
dependence for different |VP/E | and tP/E values, respectively. An arbitray
minimum MW threshold is identified to define endurance.
TABLE I
COEFFICIENTS OF THE POWER LAW IN EQ. (15).
Program (Vth,on) Erase (Vth,off)
VP/E (V) N0 (cm
−2) βs N0 (cm
−2) βs
4.2 9.6×1013 0.45 4.6×1012 0.25
4.85 3.28×1014 0.54 3.1×1013 0.41
5.5 9.5×1014 0.54 1.7×1014 0.41
initial MW [4] but also higher ∆Not , see Fig. 7. Similarly,
Fig. 7(b) shows that increasing the pulse duration negligibly
influences endurance. Note that in this case it was assumed that
tP/E increase leads to the same increase in MW and initial
Not to that caused by VP/E . This was done for the specific
purpose of illustrating that if both MW and initial Not increase
with program conditions, then the combined effect leads to
negligible variation in endurance. Note that in general, if the
assumption regarding MW and Not increase with VP/E (or tP/E)
is not satisfied, then the endurance limit will be affected by the
writing conditions. The model can also predict the endurance
improvement that can be obtained if the generated trap are
decreased, either by improving the SiO2/Si interface quality
or by reducing the field in the oxide layer. For example, if N0
is decreased by one order of magnitude (and assuming every
other parameter constant) then endurance can be extended to
106 cycles. These considerations can be helpful to develop
next generation FeFET with extended endurance.
IV. CONCLUSIONS
In this paper, we derived an analytical expression of
the Memory Window, MW , that can be used to investi-
gate the scaling trends and endurance limits of FeFETs.
Based on the Landau-Devonshire formalism, we arrived at
closed-form expressions for the threshold voltages, Vth,on/o f f ,
and MW for a conventional Metal-Ferroelectric-Insulator-
Semiconductor (MFIS) structure that depends on critical tech-
nological and geometrical parameters. The MW expression
also includes the effect of generated interface and oxide traps
to assess the endurance limits of FeFETs. The key findings of
this work are as follows:
1) MW as expressed in (6) is a material-independent uni-
versal function of switching voltage, Vsw, embedding the
7dependence on critical design parameters.
2) Constraints on minimum ferroelectric thickness (tFE ) for
a given oxide interface layer thickness (tox), see (9),
impose a trade-off between scaling and MW amplitude.
3) The MW being lower than the theoretical limit expressed
in (10) is due to the non-symmetrical switching condi-
tions.
4) From the Vth,on/o f f analytical expressions in (4)-(5),
guidelines can be devised for MW maximization (for a
given tFE ) by engineering the non-symmetric switching
conditions or the oxide interface layer.
5) MW can be used to extract oxide and interface trap
concentration that are generated during endurance tests,
see (14).
6) The generated traps increase as a power-law, see (15),
with time exponent ∼ 0.3−0.5. Under specific assump-
tions, the endurance limit is essentially independent of
writing conditions.
APPENDIX I
VALIDATION OF THE ANALYTICAL MODEL
To verify the accuracy of the derived expression and of the
underlying assumptions, we compared the analytical result of
(4)-(5), (6) with numerical simulations. The comparison was
done with simulations based on the Landau-Devonshire theory
described in Section II to quantify the discrepancy with the
analytical results. The simulations compute the self-consistent
solution for ψs from (1) coupled with the Qs expression [34].
The Landau parameters are those used in Section II-A for the
Si-doped HfO2 (i.e., HSO) (the full parameter set is collected
in Table II). The solution for ψs and Qs was then used to
calculate the drain current via the Pao-Sah double integral
[11], [34], see Fig. 8(a) from which the trend of MW with tFE
was extracted, as shown in Fig. 8(b). Note that tox = 1nm was
chosen small enough to ensure hysteresis for the whole tFE
range considered (as discussed in Section II-A). The agreement
between the simulations and the analytical expressions, see
Fig. 8, shows that the approximations made in the derivation of
(4)-(6) are acceptable. Remarkably, the analytical expressions
predict a weak decrease of Vth,on with increasing tFE , whereas
Vth,o f f decreases linearly, see Fig. 8(c), (d). This behavior
follows from the consideration made in Section II-D on the
non-symmetric switching, regarding the different conditions
under which Vth,on and Vth,o f f are derived.
APPENDIX II
COMPARISON WITH PREISACH MODEL
Ferroelectric switching behavior is described in the literature
also by other models; here we focus on the Preisach model [16]
which is broadly employed to interpret experimental results
of FeFETs. In the framework of this model, the fact that
measured MW is lower than the theoretical limit, see (10),
is attributed to sub-hysteresis trajectories in the P−V loop
followed depending on the writing conditions [23], [26], [35].
The theoretical limit is thus not reached due to switching
events with E < EC. In the case of the Landau formalism
followed in this work, the same result of MW being lower
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simulations (orange circles) and from Eq. (6), Eq. (4), and Eq. (5) (black
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Fig. 9. Comparison between MW obtained with (6) (blue solid line),
Preisach Model (numerical simulations, yellow dashed line) and experi-
mental data [4], [22]. The black dashed line is the theoretical maximum
value, MWMAX (with EC = 0.9MV/cm, [4]), see (10).
than MWMAX can be ascribed to non-symmetric switching
conditions, as explained also in Section II-D. This is supported
by the comparison of the analytical MW results with numerical
simulations carried out with a commercial software [36] on an
MFIS structure with the Preisach model (the same parameter
set was used, see Table II). We performed numerical simu-
lations with the Preisach model because, unlike with (6), it
is not possible to derive a closed-form solution for the MW ,
because the switching points for the inner loops depend on
the ferroelectric history and cannot be determined a priori.
The comparison between the analytical expression derived in
this work, the Preisach model and experimental data (from
[4], [22]) shown in Fig. 9 confirms the fact that MW obtained
both with Preisach and Landau model is below the theoretical
limit MWMAX .
APPENDIX III
OUTLINE OF THE DERIVATION OF (12a)-(12b)
As mentioned in Section III-B, the expressions for ∆Vth,on,
∆Vth,o f f , see (12a)-(12b), were derived by following the same
8TABLE II
PARAMETERS USED IN THE NUMERICAL SIMULATIONS OF FIG. 8.
Symbol Value
LG, WG (µm) 1
Na (cm
−3) 5×1017
µn (cm
2/Vs) 200
VFB (V) −0.7
tox (nm) 1
tFE (nm) (5-25)
α (m/F) −3.1×109
β
(
m5/F/C2
)
1.7×1012
εFE (1) 16 [25]
procedure of Section II-A by modifying (1) as follows:
VGS−VFB =Vins−
q∆Not,P/E
Cox
+
q∆Dit,P/E
Cox
(ψs−φb) (16)
with the same symbols as previously defined. For ∆Vth,on,
the expression for the charge at the switching condition
(∂VGS/∂ψs = 0) reads:
Qs(∆Vth,on) =−
2Vt
a
(
1+
q∆Dit,P
Cox
)
. (17)
By substituting (17) and the corresponding ψs (obtained as
ψs = 2Vt ln(Qs/Q0)) in (16), one obtaines (12a). For ∆Vth,o f f ,
the switching condition (∂Qs/∂Vins = 0) does not alter Qsw and
corresponding ψs expressions. Thus, (12b) is simply obtained
by substituting ψs = 2Vt lnQsw/Q0 in (16). The expression for
∆MW , see (12c), is obtained by subtracting (12b) from (12a).
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